

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 2

Amendments to the Claims:

The following listing of claims replaces all prior listings, and all prior versions, of claims in the application.

Listing of Claims:

1.-28. (Cancelled)

29. (Currently Amended) A storage device, comprising:

a system interface unit which carries out interface with a host system via an external bus;

a controller coupled with said system interface unit which analyzes commands received by said system interface unit from said host system and controls operations to be performed within said storage device; and

a non-volatile semiconductor memory coupled with said controller, wherein said non-volatile semiconductor memory is electrically erasable and electrically programmable and stores data from said host system via said system interface unit, and

wherein, in response to a read command received by said system interface unit, said controller carries out concurrent operations of: data transferring of data after data processing to said host system via said system interface unit, and of data transferring of subsequent data for data processing from said non-volatile semiconductor memory to said controller.

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34486CC4 / 219500630US5  
Page 3

30. (Previously Presented) A storage device as claimed in Claim 29, wherein said concurrent operations of said data transferring of data after said data processing to said host system via said system interface unit and of data transferring of subsequent data for said data processing from said non-volatile semiconductor memory are carried out by two memories and by said controller.

31. (Previously Presented) A storage device as claimed in Claim 30, wherein, in response to said read command received by said system interface unit, one of said two memories originates said data after said data processing and another of said two memories originates said subsequent data for said data processing.

32. (Previously Presented) A storage device as claimed in Claim 30, wherein said one and said other of said two memories are said non-volatile semiconductor memory.

33. (Previously Presented) A storage device as claimed in Claim 32, wherein said non-volatile semiconductor memory is a flash memory.

34. (Previously Presented) A storage device as claimed in Claim 31, wherein said one and said other of said two memories are said non-volatile semiconductor memory.

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 4

35. (Previously Presented) A storage device as claimed in Claim 34,  
wherein said non-volatile semiconductor memory is a flash memory.

36. (Previously Presented) A storage device as claimed in Claim 32,  
wherein said one of said two memories is coupled with said controller via  
a first memory bus, and said other of said two memories is coupled with said  
controller via a second memory bus,  
wherein, during said data transfer of said data after said data processing,  
said data after said data processing is transferred to said host system via said  
system interface and said subsequent data for said data processing is  
transferred from said other of said two memories to said controller via said  
second memory bus, and

wherein, during said data transfer of said subsequent data after said data  
processing, said subsequent data after said data processing is transferred to said  
host system via said system interface and further subsequent data for said data  
processing is transferred from said one of said two memories to said controller  
via said first memory bus.

37. (Previously Presented) A storage device as claimed in Claim 33,  
wherein said one of said two memories is coupled with said controller via  
a first memory bus, and said other of said two memories is coupled with said  
controller via a second memory bus,

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 5

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data processing is transferred from said one of said two memories to said controller via said first memory bus.

38. (Previously Presented) A storage device as claimed in Claim 34,

wherein said one of said two memories is coupled with said controller via a first memory bus, and said other of said two memories is coupled with said controller via a second memory bus,

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 6

processing is transferred from said one of said two memories to said controller via said first memory bus.

39. (Previously Presented) A storage device as claimed in Claim 35, wherein said one of said two memories is coupled with said controller via a first memory bus, and said other of said two memories is coupled with said controller via a second memory bus,

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data processing is transferred from said one of said two memories to said controller via said first memory bus.

40. (Currently Amended) A storage device, comprising:

a system interface unit which carries out interface with a host system via an external bus;

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 7

a controller coupled with said system interface unit which analyzes  
commands received by said system interface unit from said host system and  
controls operations to be performed within said storage device; and  
a non-volatile semiconductor memory coupled with said controller,  
wherein said non-volatile semiconductor memory is electrically erasable  
and electrically programmable and stores data from said host system via said  
system interface unit, and  
wherein, in response to a read command received by said system  
interface unit, said controller carries out parallel operations of: data transferring of  
data after data processing to said host system via said system interface unit, and  
of data transferring of subsequent data for data processing from said non-volatile  
semiconductor memory.

41. (Previously Presented) A storage device as claimed in Claim 40,  
wherein said parallel operations of said data transferring of data after said data  
processing to said host system via said system interface unit and of data  
transferring of subsequent data for said data processing from said non-volatile  
semiconductor memory are carried out by two memories and by said controller.

42. (Previously Presented) A storage device as claimed in Claim 41,  
wherein in response to said read command received by said system interface  
unit, one of said two memories originates said data after said data processing

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 8

and another of said two memories originates said subsequent data for said data processing.

43. (Previously Presented) A storage device as claimed in Claim 41, wherein said one and said other of said two memories are said non-volatile semiconductor memory.

44. (Previously Presented) A storage device as claimed in Claim 43, wherein said non-volatile semiconductor memory is a flash memory.

45. (Previously Presented) A storage device as claimed in Claim 42, wherein said one and said other of said two memories are said non-volatile semiconductor memory.

46. (Previously Presented) A storage device as claimed in Claim 45, wherein said non-volatile semiconductor memory is a flash memory.

47. (Previously Presented) A storage device as claimed in Claim 43, wherein said one of said two memories is coupled with said controller via a first memory bus, and said other of said two memories is coupled with said controller via a second memory bus,

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34486CC4 / 219500630US5  
Page 9

system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data processing is transferred from said one of said two memories to said controller via said first memory bus.

48. (Previously Presented) A storage device as claimed in Claim 44,

wherein said one of said two memories is coupled with said controller via a first memory bus, and said other of said two memories is coupled with said controller via a second memory bus,

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data processing is transferred from said one of said two memories to said controller via said first memory bus.



T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 10

49. (Previously Presented) A storage device as claimed in Claim 45,  
wherein said one of said two memories is coupled with said controller via  
a first memory bus, and said other of said two memories is coupled with said  
controller via a second memory bus,

wherein, during said data transfer of said data after said data processing,  
said data after said data processing is transferred to said host system via said  
system interface and said subsequent data for said data processing is  
transferred from said other of said two memories to said controller via said  
second memory bus, and

wherein, during said data transfer of said subsequent data after said data  
processing, said subsequent data after said data processing is transferred to said  
host system via said system interface and further subsequent data for said data  
processing is transferred from said one of said two memories to said controller  
via said first memory bus.

50. (Previously Presented) A storage device as claimed in Claim 46,  
wherein said one of said two memories is coupled with said controller via  
a first memory bus, and said other of said two memories is coupled with said  
controller via a second memory bus,

wherein, during said data transfer of said data after said data processing,  
said data after said data processing is transferred to said host system via said  
system interface and said subsequent data for said data processing is

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 11

transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data processing is transferred from said one of said two memories to said controller via said first memory bus.

51. (Currently Amended) A storage device, comprising:

a system interface unit which carries out interface with a host system via an external bus;

a controller coupled with said system interface unit which analyzes commands received by said system interface unit from said host system and controls operations to be performed within said storage device; and

a non-volatile semiconductor memory coupled with said controller,

wherein said non-volatile semiconductor memory is electrically erasable and electrically programmable and stores data from said host system via said system interface unit, and

wherein, in response to a read command received by said system interface unit, said controller carries out overlap operations of: data transferring of data after the data processing by said controller to said host system via said system interface unit, and of data transferring of subsequent data for the data processing from said non-volatile semiconductor memory.

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34468CC4 / 219500630US5  
Page 12

52. (Previously Presented ) A storage device as claimed in Claim 51, wherein said overlap operations of said data transferring of data after the data processing to said host system via said system interface unit and of said data transferring of subsequent data for the data processing from said non-volatile semiconductor memory are carried out by two memories and by said controller.

53. (Previously Presented) A storage device as claimed in Claim 52, wherein, in response to said read command received by said system interface unit, one of said two memories originates said data after said data processing and another of said two memories originates said subsequent data for said data processing.

54. (Previously Presented) A storage device as claimed in Claim 52, wherein said one and said other of said two memories are said non-volatile semiconductor memory.

55. (Previously Presented) A storage device as claimed in Claim 54, wherein said non-volatile semiconductor memory is a flash memory.

56. (Previously Presented) A storage device as claimed in Claim 53, wherein said one and said other of said two memories are said non-volatile semiconductor memory.

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 13

57. (Previously Presented) A storage device as claimed in Claim 56,  
wherein said non-volatile semiconductor memory is a flash memory.

58. (Previously Presented) A storage device as claimed in Claim 54,  
wherein said one of said two memories is coupled with said controller via  
a first memory bus, and said other of said two memories is coupled with said  
controller via a second memory bus,

wherein, during said data transfer of said data after said data processing,  
said data after said data processing is transferred to said host system via said  
system interface and said subsequent data for said data processing is  
transferred from said other of said two memories to said controller via said  
second memory bus, and

wherein, during said data transfer of said subsequent data after said data  
processing, said subsequent data after said data processing is transferred to said  
host system via said system interface and further subsequent data for said data  
processing is transferred from said one of said two memories to said controller  
via said first memory bus.

59. (Previously Presented) A storage device as claimed in Claim 56,  
wherein said one of said two memories is coupled with said controller via  
a first memory bus, and said other of said two memories is coupled with said  
controller via a second memory bus,

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 14

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data processing is transferred from said one of said two memories to said controller via said first memory bus.

60. (Previously Presented) A storage device as claimed in Claim 56,

wherein said one of said two memories is coupled with said controller via a first memory bus, and said other of said two memories is coupled with said controller via a second memory bus,

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 15

processing is transferred from said one of said two memories to said controller via said first memory bus.

61. (Previously Presented) A storage device as claimed in claim 57, wherein said one of said two memories is coupled with said controller via a first memory bus, and said other of said two memories is coupled with said controller via a second memory bus,

wherein, during said data transfer of said data after said data processing, said data after said data processing is transferred to said host system via said system interface and said subsequent data for said data processing is transferred from said other of said two memories to said controller via said second memory bus, and

wherein, during said data transfer of said subsequent data after said data processing, said subsequent data after said data processing is transferred to said host system via said system interface and further subsequent data for said data processing is transferred from said one of said two memories to said controller via said first memory bus.

62. (New) A storage device, comprising:  
a system interface unit which carries out interface with a host system via an external bus;

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34466CC4 / 219500630US5  
Page 16

a controller coupled with said system interface unit which analyzes commands received by said system interface unit from said host system, and controls operations to be performed within said storage device; and

a non-volatile semiconductor memory coupled with said controller, wherein said non-volatile semiconductor memory is electrically erasable and electrically programmable and stores data from said host system via said system interface unit, and

wherein, in response to a read command received by said system interface unit, said controller carries out concurrent operations of: data transferring of data after data processing by said controller from said controller to said host system via said system interface unit, and data transferring of subsequent data for data processing by said controller from said non-volatile semiconductor memory to said controller.

63. (New) A storage device as claimed in Claim 62, wherein said controller includes a processor, a buffer memory for storing said data and an error correction circuit for correcting an error of said data from said non-volatile semiconductor memory.

64. (New) A storage device, comprising:  
a system interface unit which carries out interface with a host system via an external bus;

T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34486CC4 / 219500630US5  
Page 17

a controller coupled with said system interface unit which analyzes commands received by said system interface unit from said host system, and controls operations to be performed within said storage device; and  
a non-volatile semiconductor memory coupled with said controller, wherein said non-volatile semiconductor memory is electrically erasable and electrically programmable and stores data from said host system via said system interface unit, and

wherein, in response to a read command received by said system interface unit, said controller carries out parallel operations of: data transferring of data after data processing by said controller from said controller to said host system via said system interface unit, and data transferring of subsequent data for data processing by said controller from said non-volatile semiconductor memory.

65. (New) A storage device as claimed in Claim 64, wherein said controller includes a processor, a buffer memory for storing said data and an error correction circuit for correcting an error of said data from said non-volatile semiconductor memory.

66. (New) A storage device, comprising:  
a system interface unit which carries out interface with a host system via an external bus;



T. TAMURA, et al., 10/748,156  
21 July 2005 Amendment  
Responsive to 21 April 2005 OA

501.34486CC4 / 219500630US5  
Page 18

a controller coupled with said system interface unit which analyzes commands received by said system interface unit from said host system, and controls operations to be performed within said storage device; and

a non-volatile semiconductor memory coupled with said controller,

wherein said non-volatile semiconductor memory is electrically erasable and electrically programmable and stores data from said host system via said system interface unit, and

wherein, in response to a read command received by said system interface unit, said controller carries out overlap operations of: data transferring of data after the data processing by said controller from said controller to said host system via said system interface unit, and data transferring of subsequent data for the data processing by said controller from said non-volatile semiconductor memory.

67. (New) A storage device as claimed in Claim 66, wherein said controller includes a processor, a buffer memory for storing said data and an error correction circuit for correcting an error of said data from said non-volatile semiconductor memory.